Exhibit 4

Claims Reciting A "Encoded" PCI Bus Transaction Or A PCI Bus Transaction In "Serial Stream" Or "Serial Form"

Peripheral Component Interconnect (PCI) bus transaction in (a) serial form/bit stream" '75	68 patent, claims 4, 7, 18, 30, 39; 50 patent, claims 5, 10, 14, 35, 46; 97 patent, claims 7, 10, 14, 36;
transaction in (a) serial form/bit stream" '75	
	97 patent, claims 7, 10, 14, 36;
'97	
	77 patent, claims 1, 9, 10, 16;
'65	54 patent, claim 14.
"encoded address bits, data bits, and byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form"	50 patent, claims 18, 21, 27, 44.
"encoded serial bit stream of address bits, data bits, and byte enable information bits of (a) PCI bus transaction"	47 patent, claims 35, 48, 51.
` '	39 patent, claims 29, 31;
address and data bits of a Peripheral Component Interconnect (PCI) bus transaction" '46	68 patent, claims 14, 26, 29, 35, 37, 45;
	47 patent, claims 54, 57.
"encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction" '62	24 patent, claim 6;
	73 patent, claims 54, 77, 97;
'98	84 patent, claim 52.
"encoded address and data bits of a '76 Peripheral Component Interconnect (PCI) bus transaction with different serialized forms"	68 patent, claim 8.
	68 patent, claims 9, 22, 33;
Peripheral Component Interconnect (PCI) bus transaction" '14	40 patent, claim 30.
"encoded Peripheral Component Interconnect (PCI) address and data bits of a PCI bus transaction"	59 patent, claims 3, 7, 17.
"encoded PCI bus transaction data" '62	24 patent, claim 11.